

(12) United States Patent Matsuda et al.

(10) Patent No.:

US 6,320,214 B1

(45) Date of Patent:

Nov. 20, 2001

(54)	SEMICONDUCTOR DEVICE HAVING A
` ′	FERROELECTRIC TFT AND A DUMMY
	ELEMENT

(75) Inventors: Akihiro Matsuda, Colorado Springs, CO (US); Yoshihisa Nagano, Suita;

Yasuhiro Uemoto, Otsu, both of (JP)

(73) Assignee: Matsushita Electric Industrial Co., Ltd., Osaka (JP)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/209,214

(22) Filed: Dec. 11, 1998

(30) Foreign Application Priority Data

(56) References Cited

U.S. PATENT DOCUMENTS

5,946,563	*	8/1999	Uehara et al	438/183
6,153,476	*	11/2000	Inaba et al	438/275

* cited by examiner

Primary Examiner—Fetsum Abraham (74) Attorney, Agent, or Firm—Merchant & Gould PC

(57) ABSTRACT

The present invention provides a semiconductor device including a semiconductor element and a dummy semiconductor element adjacent to the semiconductor element. When the semiconductor element is a capacitor element including a bottom electrode, a top electrode and a dielectric layer between the electrodes, a dummy capacitor element also has dummy electrodes and a dummy dielectric layer between the dummy electrodes. The dummy electrode is located so that a space between the top electrode of the capacitor element ad the dummy top electrode is in a predetermined range (e.g. $0.3~\mu m$ to $14~\mu m$). The dummy capacitor element prevents the capacitor dielectric layer from degrading since the collision of the etching ions with the capacitor dielectric layer in a dry etching process is suppressed.

5 Claims, 21 Drawing Sheets

